Abstract: A polarization splitter and rotator (PSR) based on a tapered directional coupler with relaxed fabrication tolerance is proposed and demonstrated on the silicon-on-insulator platform. The device is simply constructed by parallel-coupling a narrow silicon waveguide with a linearly tapered wider waveguide. Compared to previously reported PSRs based on a normal directional coupler, which suffer from stringent requirements on the accuracy of the narrow waveguide width, the introduced tapered structure of the wide waveguide can be used to compensate the fabrication errors of the narrow waveguide. In addition, only a single step of exposure and etching is needed for the fabrication of the device. Similar high conversion efficiencies are experimentally demonstrated for a narrow waveguide width deviation of 14 nm with large tolerance to the coupler length.
Introduction
Microphotonic circuits built on the silicon-on-insulator (SOI) platform are very promising thanks to their complementary metal oxide semiconductor (CMOS) compatible fabrication processing. Moreover, their high refractive indices enable bending radii of SOI wires down to a few micrometers with negligible bending loss, leading to extremely compact optical circuits [1] . However, such high refractive indices also introduce high polarization dependences of the group index, the optical coupling and so on [2] . Such polarization dependences have been one of the major challenges for SOI microphotonic devices because the polarization state may change randomly over an optical fiber link, making SOI microphotonic devices incompatible with optical processing functionalities. It is possible to design polarization insensitive SOI ridge waveguides under certain requirements of the waveguide dimensions [3, 4] . However such requirements also limit the design of optical components and the optical confinement, hence the device footprint may be sacrificed as well. One of the most promising ways to solve the polarization sensitivity is based on polarization diversity (Pol-D) technology [5] [6] [7] [8] . There are mainly two types of Pol-D circuits. One is based on a grating coupler, which works on a particular polarization and plays the role of a polarization splitter [5] . However, this scheme is limited by the insertion loss and bandwidth of the grating coupler. Another Pol-D scheme is based on polarization splitter and rotator (PSR) technologies [6] [7] [8] [9] . In this scheme, the two orthogonal polarizations are first split by a polarization splitter [10] . After that, one of the two polarizations is rotated by 90° by a polarization rotator [11] . Thus, in the rest of the circuit, only one polarization needs to be processed. Previously, we have successfully demonstrated an efficient and compact PSR based on an asymmetrical directional coupler (DC) [12, 13] , which parallel-couples a narrow and a wide silicon waveguide. Based on this structure, a Pol-D circuit has also been successfully demonstrated [8] . Compared to the other PSR schemes [5-7, 9, 11, 14, 15] , this scheme only needs one step of exposure and etching, thus significantly simplifies the fabrication process. The main challenge of the DC-based PSR is the fabrication error sensitivity. Although the device is relatively insensitive to fabrication errors of the wide waveguide of the DC, the phase matching condition could still be easily destroyed by fabrication errors of the narrow waveguide [13] . Another similar PSR has been proposed relying on mode conversion from the TM 0 to the TE 1 mode by an adiabatic taper and then from TE 1 to TE 0 mode by an asymmetrical DC [16] . In this structure, the performance of the asymmetrical DC is still sensitive to fabrication variation.
In this paper, we propose and demonstrate a PSR based on a tapered DC, which parallelcouples a narrow silicon wire to another wide tapered waveguide. The tapered waveguide efficiently compensates the fabrication error of the narrow silicon wire, allowing the device to work well under relaxed fabrication errors. We theoretically analyze the fabrication tolerance of the device. Our experimental results show that the tolerance to the width of the narrow silicon wire is efficiently relaxed to more than 14 nm compared to only a few nanometers for a normal DC, while preserving a high power conversion coefficient over −1 dB. In addition, the sensitivity to the length of the DC is also efficiently relaxed. 
Principle and simulation
The principle of the proposed PSR is schematically depicted in Fig. 1 . The PSR is based on a tapered DC, which parallel-couples a narrow silicon waveguide to a wide tapered waveguide with a coupling length of L. The width of the narrow waveguide is w 1 . The wide waveguide is linearly tapered from w a to w b with center width of w 2 and taper length of L. The coupling gap between the two waveguides is g. When w a = w b = w 2 , the structure is degenerated to a simple asymmetrical normal DC as reported previously [8, 12, 13] . In [8, 12, 13] , the dimensions of the two waveguides are designed so that the effective refractive index of the fundamental transverse electric (TE 0 , i.e. E x dominant) mode of the narrow waveguide equals that of the fundamental transverse magnetic (TM 0 , i.e. E y dominant) mode of the wide waveguide. Satisfying this so-called phase matching condition results in a strong cross-polarization coupling between the two waveguides. In this case, if TE 0 light is injected into the narrow waveguide, it will be coupled to the TM 0 mode light in the wide waveguide and exit from the cross port. On the other hand, when TM 0 light is injected into the narrow waveguide, it will keep propagating along it and exit from the through port because of the significant effective refractive index difference between the two asymmetrical waveguides, resulting in very low coupling. To achieve an efficient cross-polarization coupling, both horizontal and vertical symmetries should be broken. To break the horizontal symmetry, a material which is different from the buffer layer (silicon oxide) should be applied as top-cladding layer [12] . In our design, air is employed as top cladding material. However, the phase matching can be easily destroyed by fabrication errors of the narrow waveguide. For instance, a 1 nm deviation of the width of the narrow waveguide requires a 15 nm adjustment of the width of the wide waveguide in order to maintain the phase matching [13] . Moreover, the length of the DC should also be properly designed, otherwise the converted TM 0 light will be coupled back to the narrow waveguide. In order to alleviate these limitations we introduce tapering of the wide waveguide. In this proposal, the cross-polarization coupling still relies on the phase matching between the two waveguides. However, the wide waveguide is tapered from w 2a to w 2b as shown in Fig. 1 . Under a moderate width deviation of the narrow waveguide due to fabrication errors, the phase matching condition can still be fulfilled at a certain position thanks to the tapering of the wide waveguide. After the position along the taper where phase matching is satisfied, phase matching is not longer satisfied for the rest of the taper, thus the cross-polarization conversion efficiency is maintained and the fabrication error sensitivity of the coupling length is relaxed. Fig. 1 . Principle of the proposed polarization splitter and rotator based on a tapered DC. Light is launched from the narrow waveguide with a width w1 and is coupled to a wide waveguide tapered from w2a to w2b with tapering length L.
The device is designed on a SOI wafer with top silicon thickness of 250 nm. function of waveguide width w calculated by a full vectorial mode matching method (FVMM) [17] . Considering widths of w 2a and w 2b for the wide waveguide, the corresponding widths of the narrow waveguide that result in the phase matching condition being satisfied are w 1a and w 1b , respectively. Consequently, a deviation of the narrow waveguide width between w 1a and w 1b will always allow for a position where phase matching is satisfied to be found along the length of the taper of the wide waveguide from w 2a to w 2b . If the taper length is designed to obtain an effective coupling length around the phase matching position, high crosspolarization conversion efficiency will be realized. After the phase matching position, the conversion efficiency will be maintained since phase matching is not satisfied for the rest of the taper. Numerical simulations performed using the three dimensional finite difference time domain (3-D FDTD) technique [18] confirm this behavior (Figs. 3(a) and 3(c) ). Two points need to be considered further. First, w 2b should be smaller than the width w' where the TM 0 and TE 1 modes are coupled [16] , as shown in Figs. 3(b) and 3(d) . Second, w 2a should not be too close to w 1b to avoid TE 0 light coupling between the two waveguides. In the 3-D FDTD simulations of Fig. 3 , the grid size in the x direction is 20 nm, which is too large to precisely analyze the fabrication error sensitivity. Decreasing the grid size further will however dramatically increase the computation time. In order to accurately analyze the fabrication error sensitivity of the tapered DC, the eigenmode expansion (EME) method [19] is employed. We choose w 1 = 329 nm, w 2 = 550 nm and g = 100 nm as a starting point since these widths satisfy the phase matching condition [12] . Considering that the phase matching is much more sensitive to the width of the narrow waveguide than to that of the wide waveguide of the DC [13] , only the sensitivity to the width deviation of the narrow waveguide is investigated. Since the TM 0 and TE 1 modes are coupled when w' = 700nm for a single silicon waveguide, as shown in Fig. 2 , we choose a tapering from w 2a = 450 nm to w 2b = 650 nm with center width of 550 nm for the wide waveguide, so that w 2b <w' and w 2a >w 1b = 341 nm, as mentioned before. The width of the narrow waveguide is changed to w 1 ± ∆w for fabrication sensitivity investigation, where ∆w is the width deviation due to fabrication error. Tapered DC, g=100nm, L=100µm Tapered DC, g=100nm, L=120µm Tapered DC, g=100nm, L=140µm Tapered DC, g=100nm, L=160µm Tapered DC, g=150nm, L=200µm Tapered DC, g=150nm, L=220µm Tapered DC, g=150nm, L=240µm Normal DC [13] , g=100nm, L=20µm Normal DC [13] , g=100nm, L=40µm Normal DC [13] Tapered DC, g=100nm, ∆w=0nm Tapered DC, g=100nm, ∆w=-3nm Tapered DC, g=150nm, ∆w=0nm Tapered DC, g=150nm, ∆w=-3nm Normal DC [13] , g=100nm, ∆w=0nm Normal DC [13] , g=100nm, ∆w=-3nm 
Fabrication and experimental results
In order to demonstrate our concept, a tapered DC was fabricated on a SOI wafer with top silicon thickness of 250 nm and buried silicon dioxide of 3 µm. First, diluted (1:1 in anisole) electron-beam resist ZEP520A was spin-coated on the wafer to form a ~110 nm-thick mask layer. The device was then defined using electron-beam lithography (JEOL JBX-9300FS).
The sample was etched afterward by inductively coupled plasma reactive ion etching (ICP-RIE) to transfer the patterns to the top silicon layer. Figure 5 shows pictures of the fabricated device. The wide waveguide is tapered from 406 nm to 606 nm. The coupling gap is 100 nm. Samples with different narrow waveguide widths w 1 in the range 310-329 nm are fabricated in order to investigate the fabrication error tolerance. Details on the measurement setup and calibration procedure can be found in [12] . 
